Regviz

Silicon Labs /EFR32FG23B010F128GM40 /MODEM_S /TRECSCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TRECSCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/MODEM_S/TRECSCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TRECSOSR 0DTIMLOSSTHD0 (DTIMLOSSEN)DTIMLOSSEN 0PMOFFSET

Description

No Description

Fields

TRECSOSR

TRECS OSR
DTIMLOSSTHD

Timing Loss Threshold
DTIMLOSSEN

ENABLE TIMING LOSS DETECTION
PMOFFSET

PM SCH ADRESS offsrt

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data